m
4
ശ
2
8
₹
٠,

## Yu-Chin Hsu

09/630348 Yu-Chin Hsu

EAST SEARCH

11/21/03

Results of search set L10:(((digital or integrated) adj circuit) with (simulat\$3 or verification or verify\$3)) and (circuit with transition\$1 with edge\$1)
Document Kind Codes Title

Issue Date

Current OR

Abstract

Prost-silicon methods for adjusting the rise/fall times of clock edges  Post-silicon methods for adjusting the rise/fall times of clock edges  Method and apparatus for testing the timing of integrated circuits  System and method for automatic generation of gate-level descriptions from table-based descention and method for automatic generation of gate-level descriptions from table-based descention and testion detection circuitry for use with test mode operation of an integrated circuit menon analysis and circuit and method for controlling operation of memory circuit using sarransition analysis and circuit resynthesis method and device for digital circuit modeling
Controllable one-shot circuit and method for controlling operation of memory circuit using sarr Transition analysis and circuit and method for controlling operation of memory circuit using sarr Transition analysis and circuit resynthesis method and device for digital circuit modeling Method and data processing system for verifying circuit test vectors  Method and apparatus for providing clock de-skewing on an integrated circuit board Built-in self test method for application specific integrated circuit libraries  Test mode initializing and verification method for integrated circuit memory device, involves in